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Abstract 
Cell stability and tolerance to process variation are of primary 
importance in subthreshold SRAMs. We propose a DTMOS 
based 6T SRAM suitable for subthreshold operation. For 
variation tolerant memory peripheral circuitry, we apply β-
ratio modulation technique. DTMOS SRAM array fabricated 
in 90nm technology operates down to 135mV consuming 
0.13µW at 750Hz. The proposed SRAM achieves 200% im-
provement in read static noise margin at iso-area compared to 
the conventional 6T SRAM at a supply voltage of 200mV. 
 
Introduction 
Efficient power management is becoming increasingly im-
portant with the rapid growth of portable, wireless, and bat-
tery-operated applications, such as laptop computers, per-
sonal digital assistants (PDAs), and portable communication 
devices. One of the promising approaches to achieve ul-
tralow power dissipation in such applications is to use sub-
threshold (sub-VT) logic [1][2]. In sub-VT logic, circuits 
operate with a supply voltage (Vdd) lower than the transistor 
threshold voltage (VT) and utilize the subthreshold leakage 
current as the operating current.  
 
Lowering the supply voltage reduces the dynamic power 
quadratically and leakage power exponentially. However, 
supply voltage scaling also limits signal swing and thus re-
duces noise margin. Further, aggressive technology scaling 
in the sub-100nm region increases the sensitivity of the cir-
cuit electrical parameters to process variation (PV) [3][4]. 
This may result in device mismatch between the adjacent 
transistors and limits the circuit operation in the sub-VT re-
gion, particularly for memories [5]. Embedded cache memo-
ries are expected to occupy 90% of the total die area of a 
system-on-a-chip [6]. Nano-scaled SRAM cells having min-
imum-sized transistors are vulnerable to inter-die as well as 
intra-die PVs. In addition to PVs, such as random fluctua-
tions in electrical circuit parameters, low voltage operation 
results in reduced noise margin and various memory failures, 
such as read/hold/access/writes failure [7]. This seriously 
degrades robustness in sub-VT memory systems. 
 
For robust sub-VT SRAMs, various types of SRAMs have 
been proposed (Fig. 1). To maintain the clarity of the discus-
sion, the conventional 6 transistor CMOS cell is referred to 
as “6T”, and the 5, 7, 8 and 10 transistor SRAM cells are 
referred to as the 5T [8], 7T [9], 8T [10 and 10T [11], respec-
tively. Adaptive circuit techniques such as source biasing, 
dynamic Vdd have been also proposed to improve PV toler-
ance [12]. The authors in [13] used reverse short-channel 
effect to improve writability and to decrease circuit variabil-
ity. While 5T, 8T, and 10T cells employ single ended reading 
6T and 7T cells utilize differential read operation. 8T and 
10T cells use an extra sensing circuit for reading the cell 
contents, achieving improved read SNM. Recently, a mem-
ory cell operating at the supply voltage of 103mV has been 
reported with single ended read operation [14]. 
 
*This work was sponsored in part by SRC and Boeing. 
    This paper describes a dynamic threshold MOS (DTMOS) 
based 6T SRAM suitable for robust sub-VT operations using 
positive feedback in the cells and body biasing in peripherals. 
The proposed SRAM requires no architectural change com-
pared to the conventional 6T SRAM. Some highlights of our 
design are: 
• Considerable improvement in read and hold stabilities for 
sub-VT operation;  
• Full functionality at low voltages, all the way to 135mV; 
• Variation tolerant peripheral circuitry for sub-VT memory. 
 
DTMOS Technique 
Fig. 2(a) shows a basic DTMOS inverter where the gate 
and the body of the transistor are tied together. Because of 
body effect, the threshold voltage (VT) of the device changes 
dynamically based on input data. When the input ‘in’ is 
LOW, PMOS is ON with low-VT and NMOS is OFF with 
normal-VT (high-VT). When ‘in’ is HIGH, the situation is the 
opposite. In other words, during the ON state, DTMOS 
scheme lowers VT, increasing the overdrive voltage (Vgs−VT). 
 
Fig. 2(b) compares the subthreshold current-voltage charac-
teristic (Id-Vgs) of DTMOS and standard CMOS transistors 
obtained from HSPICE simulations at Vdd=300mV in 90nm 
technology. During the OFF state, DTMOS scheme raises VT, 
decreasing the leakage current. As a result, the trip voltage 
(VM) of the DTMOS inverter increases or decreases depend-
ing on the direction of input transition. In the active mode, 
the inverter switches from LOW to HIGH with a higher 
speed because of the low-VT PMOS. In the standby mode, 
the static leakage current is determined by the subthreshold 
current of the high-VT NMOS. 
 
In sub-VT DTMOS, the body terminal provides the addi-
tional transconductance (gmb=δId/δVbs), resulting in higher 
operational current through the device. This improves volt-
age transfer characteristics (VTC) of sub-VT DTMOS in-
verter as shown in Fig. 2(c), where we refer to the full 
(PMOS-only) DTMOS scheme as “DT” (“pDT”) and the 
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Fig. 1. Various SRAM cells. 
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The improved VTC results in an improved noise margin 
and tolerance to process variation. Note that the voltage gain 
(Av) of an inverter is the product of the transconductance and 
output resistance.  
    
Proposed 6T DTMOS-based SRAM 
Fig. 3(a) shows the proposed pDT 6T cell. At low Vdd’s, deg-
radation in the gain of the cross-coupled inverter is of concern. 
To improve the inverter characteristics, DTMOS scheme is 
used. Transistors PL-NL form one pDT inverter while PR-NR 
form the other inverter. XL and XR are the access transistors. 
Positive feedback from the pDT inverter changes the inverter 
trip voltage dynamically depending on the direction of state 
transition. This gives a near ideal inverter characteristics in the 
cell essential for robust memory operation. The pDT cell util-
izes differential operation, giving better noise immunity. Fig. 
3(b) shows one possible layout of the pDT cell. Due to separa-
tion of body contacts for PMOS devices, the pDT cell requires 
78% larger area than the standard CMOS cell in 90nm process. 
 
Fig. 4 shows the test chip view and summary of the 16Kb 
pDT SRAM fabricated in 90nm CMOS memory technology. 
To measure the static noise margin of pDT and conventional 
SRAMs, their isolated cells are implemented with direct 
probing capability. Fig. 5 illustrates the architecture of pDT 
SRAM operating with one single supply voltage. DTMOS 
scheme (pDT) is used to the core array to increase cell sta-
bilities while body bias is applied to the peripheral circuits to 
improve variation tolerance in logic. The body bias generator 
(BBG) provides body bias voltages to the transistors in pe-
ripheral circuits (Vpb and Vnb for the pull-up and the pull-
down networks, respectively). 
 
Memory Operations 
During a read operation (with QL=0 and QR=1 say), the 
voltage of the node QL rises due to voltage division between 
the access transistor XL and the pull-down transistor NL. If 
this voltage is greater than the trip voltage of the other in-
verter PR-NR, the content of the cell can get flipped resulting 
in a read failure. To avoid a read failure, it is necessary to 
increase the trip voltage of the inverter PR-NR. In a pDT cell, 
Transistors PR and NR have lower-VT and higher-VT, re-
spectively, and thus increase the trip voltage of the inverter 
which is storing HIGH. DTMOS action helps preserve the 
logic ‘1’ value of the cell. During a read operation with 
QL/QR=1/0, the situation is the opposite and DTMOS action 
helps preserve the logic ‘0’. Fig. 6 shows the waveforms 
























































Fig. 2. DTMOS inverter. (a) Schematic, (b) Id-Vgs curve and (c) VTC (simulation in 90nm technology). CMOS stands for the conventional 
CMOS scheme. “DT” means DTMOS scheme applied to both PMOS and NMOS transistors and “pDT” means DTMOS scheme applied to the 





































































Word-line driver with body-biasing











Fig. 5. pDT SRAM. Four columns share one sense amplifier.  
























Fig. 6. Read operation @Vdd=300mV and Freq=100KHz. 
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    Fig. 7(a) shows the read static noise margin (SNM) of the 
pDT cell and its conventional counterpart (referred to as 
CMOS) measured at low Vdd’s. Fig. 7(b) shows the average 
SNM computed out of 32 measured data samples. The cell 
has two cross-coupled pDT inverters. pDT scheme augments 
the PMOS transistor (i.e., lowering PMOS VT) and thus 
makes one inverter hold ‘1’ stronger. This restrains the other 
inverter (involved in discharging) from flipping the cell value. 
As a result, the pDT cell improves the read SNM by 31% 
(200%) at Vdd=300mV (200mV) compared to the conven-
tional cell and the degree of improvement in read SNM is 
considerable as Vdd is lowered. pDT SRAM shows correct 
functionality at a minimum Vdd of 135mV, read power of 
0.13µW, and frequency of 750Hz. 
 
One may consider upsizing would improve the read SNM 
in the conventional cell. At high Vdd’s (i.e., super-VT region), 
the drain current varies linearly with the gate voltage. Tran-
sistor sizing increases the SNM considerably. However in the 
sub-VT region, the drain current depends exponentially on 
the gate voltage. Any device upsizing will result in marginal 
change in the drain current. Thus in the sub-VT region, SNM 
is relatively independent of device sizing [7]. For example, 
compared to the ‘5X-increased’ conventional cell, the pro-
posed ‘minimum sized’ pDT cell shows 160% improvement 
in read SNM at Vdd=200mV. This means that for a stable 
SRAM cell operating in the sub-VT region, DTMOS tech-
nique can be more efficient than simple transistor upsizing in 
the conventional 6T cell. 
     
    Fig. 8(a) shows performance and power consumption dur-
ing read operations in pDT SRAM. The minimum supply 
voltage of 135mV in the pDT SRAM provides a wider range 
of operable supply voltage whereas the conventional SRAM 
fails to operate below 180mV.  
 
Fig. 8(b) shows the read failure obtained from 1000 
Monte-Carlo simulations at iso-area condition in the sub-VT 
region. pDT SRAM exhibits 62% improvement compared to 
the conventional SRAM at 150mV (the measured minimum 
supply voltage was 180mV). To achieve iso-read error prob-
ability with pDT SRAM (Vdd=200mV), conventional SRAM 
requires the supply voltage of 330mV. Note that at a supply 
voltage of >200mV, pDT SRAM provides read-error free 
operation as do 8T and 10T SRAMs. 
 
In the standby mode, supply voltage can be lowered to 
save leakage power and SRAMs enter the hold state while 
preserving the cell values. Hold SNM measured at low Vdd’s 
is shown in Fig. 9(a). The improved VTC in a pDT inverter 
pair also increases the cell stability, introducing 18% (32%) 
improvement in hold SNM over the CMOS cell at 300mV 
(200mV) as shown in Fig. 9(b). Higher hold SNM clearly 
increases immunity to bit-line disturbance from environ-
mental noise. Further, higher hold SNM provides more room 
for Vdd scaling, therefore, reduction in leakage power. Nor-
malized leakage power of the pDT and the CMOS SRAMs 
measured during hold operations is shown in Fig. 10. 
 
Write operation is performed externally to the cell and its 
analysis is important from environmental noise point view. 
Fig. 11 shows the write failure at iso-area. 1000 Monte-Carlo 
simulations have been performed at Vdd=300mV and various 
voltages of a bit-line holding ‘0’. pDT SRAM shows compa-
rable write failure with other SRAMs.  
 
BBG for Variation-Tolerant Peripheral Circuits 
Variation tolerant peripherals are also essential for robust 
sub-VT memory operations since noise margin is seriously 
limited in the sub-VT region. The relative strength of PMOS 
and NMOS transistors changes due to process variation.  If 
the β-ratio (pull-up to pull-down ratio) between PMOS and 
NMOS transistors is correctly chosen, the gate trip voltage 
(VM) can be 0.5Vdd, allowing maximum noise margin for 
peripheral circuits. The β-ratio given by β=Wp/Wn needs to 
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Fig. 8. Read operation. (a) Performance and power in pDT SRAM. (b) 
Read failure. 
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Fig. 10. Normalized Leakage Power 
in hold mode. 
 Fig. 11. Write Failure. 
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Isub,p/n is the PMOS/NMOS subthreshold current. This guar-
antees equal strength of the pull-up network and the pull-
down network, which in turn reduces short circuit power and 
the impact of process variation (PV). However, the ratio of 
Isub,p/Isub,n exponentially depends on VT fluctuation and thus 
the impact of PV is more serious in the sub-VT region. 
 
In this work we use body biasing (BB) as a method to com-
pensate device mismatches and to maximize circuit robust-
ness under PV [4]. Note that body biasing is more effective 
in the sub-VT region, since a little change in the bias can 
affect current in an exponential way. Fig. 12(a) shows the 
implemented body bias generator (BBG) that supplies BB 
voltages for the peripherals and performs adaptive β-ratio 
modulation (BRM). The NAND VM in PV-monitoring logic 
is compared against two reference potentials of VREF1 and 
VREF2. If VM is below a predetermined reference potential 
(VREF1), indicating that the pull-up network (PUN) is 
stronger than the pull-down network (PDN), we apply for-
ward BB to the PUN to make the PUN and the PDN equally 
strong. If VM is above VREF2, the PDN is forward body bi-
ased. The generated body biases are again fed to the NAND 
gate, and the updated VM is compared against the reverence 
voltages. Under PV, any mismatch between the PUN and the 
PDN leads to skewed NAND VTCs. 1000 Monte-Carlo 
simulations are done and the distributions of NAND VM and 
its NMOS VT at Vdd=200mV are plotted in Fig. 12(b). Fig. 
13 illustrates other Monte-Carlo simulations of VM before 
and after applying BB. Note that the application of BB can 
successfully change the relative strength of two networks and 
reduce the spread of both VM and VT, leading to increased 
robustness in sub-VT peripheral circuits. This illustrates the 
effectiveness of β-ratio modulation (BRM) technique for 
sub-VT operations.  
 
To avoid failure due to N/P mismatches in the sub-VT re-
gion it is essential to modulate the β-ratio adaptively such 
that VM is close to 0.5Vdd. BBG equalizes the transistors in 
strength and shifts VM to 0.5Vdd while narrowing variability 
(~σ/µ) in VM distribution. Note that the circuit performance 
is also maximized when the PMOS and NMOS are of equal 
strength, i.e., VM=0.5Vdd. Hence, for both maximum per-
formance and correct functionality under PV, we need to 
achieve the proper β-ratio in sub-VT memory peripherals. 
Impact of PV in BBG can be reduced by increasing the size 
of PV-monitoring logic (e.g., 28X NAND in Fig. 12(a)). 
 
Conclusions 
This paper proposes a DTMOS based 6T SRAM suitable 
for sub-VT operation. Cell stability and variation resilience 
are most important in sub-VT SRAMs. Positive feedback 
mechanism in the cross-coupled DTMOS inverters in the cell 
provides considerable improvement in stability at the ex-
pense of area whereas, just increasing size of the cell does 
not improve cell stability. To increase tolerance to process 
variation in memory peripherals, we used body bias tech-
nique, adaptively adjusting the relative strength between 
pull-up and pull-down networks. Measurements from a test 
chip fabricated in 90nm technology confirm the validity of 
the proposed SRAM for robust sub-VT operation. Our 16Kb 
DTMOS SRAM achieves 200% (32%) improvement in read 
(hold) stability at a supply voltage of 200mV and operates 
down to 135m, consuming 0.13uW at a frequency of 750Hz. 
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Fig. 12. BBG for subthreshold peripherals with β-ratio modulation. (a) 
Schematic. (b) Distributions of NAND trip voltage VM and NMOS VT
at Vdd=200mV (simulation). 













































Fig. 13. VM distribution before and after body biasing.  
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